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Dramatic increase of subthreshold, gate and reverse biased junction band-to-band-tunneling (BTBT) leakage in 
scaled devices, result in the drastic increase of total leakage power in a logic circuit. In this paper a methodology 
for accurate estimation of the total leakage in a logic circuit based on the compact modeling of the different 
leakage current in scaled devices has been developed. Current models have been developed based on the exact 
device geometry, 2-D doping profile and operating temperature. A circuit level model of junction BTBT leakage 
(which is unprecedented) has been developed. Simple models of the subthreshold current and the gate current 
have been presented. Here, for the first time, the impact of quantum mechanical behavior of substrate electrons, on 
the circuit leakage has been analyzed. Using the compact current model, a transistor has been modeled as a Sum 
of Current Sources (SCS). The SCS transistor model has been used to estimate the total leakage in simple logic 
gates and complex logic circuits (designed with transistors of 25nm effective length) at the room and at the 




Dramatic increase of subthreshold, gate and reverse biased 
junction band-to-band-tunneling (BTBT) leakage in scaled 
devices, result in the drastic increase of total leakage power 
in a logic circuit. In this paper a methodology for accurate 
estimation of the total leakage in a logic circuit based on the 
compact modeling of the different leakage current in scaled 
devices has been developed. Current models have been 
developed based on the exact device geometry, 2-D doping 
profile and operating temperature. A circuit level model of 
junction BTBT leakage (which is unprecedented) has been 
developed. Simple models of the subthreshold current and 
the gate current have been presented. Here, for the first time, 
the impact of quantum mechanical behavior of substrate 
electrons, on the circuit leakage has been analyzed. Using the 
compact current model, a transistor has been modeled as a 
Sum of Current Sources (SCS). The SCS transistor model 
has been used to estimate the total leakage in simple logic 
gates and complex logic circuits (designed with transistors of 




Aggressive scaling of CMOS devices in each technology 
generation has resulted in higher integration density and 
performance. Simultaneously, supply voltage scaling has 
reduced the switching energy per device. However, the 
leakage current (i.e. the current flowing through the device in 
its “off” state) has increased drastically with technology 
scaling [1]. Hence, the estimation of the total leakage is 
absolutely necessary for designing low power logic circuits. 
Among different leakage mechanisms in scaled devices [1], 
three major ones can be identified as: Subthreshold leakage, 
Gate leakage and reverse biased drain-substrate and source-
substrate junction Band-To-Band-Tunneling (BTBT) leakage 
[1]. The threshold voltage (Vth) scaling and the Vth reduction 
due to Short Channel Effects (SCE) [1], result in an 
exponential increase the subthreshold current. The oxide 
thickness scaling, required to maintain reasonable SCE 
immunity, results in a considerable direct tunneling current 
through the gate insulator of the transistor [1], [2]. In scaled 
devices, the higher substrate doping density and the 
application of the “halo” profiles (used to reduce SCE) [2] 
cause significantly large BTBT current through the reverse 
biased drain-substrate and source-substrate junctions. In the 
small devices each of the different leakage components 
increases resulting in a dramatic increase of the overall 
leakage. The magnitudes of each of these components 
depend strongly on the device geometry (namely, channel 
length, oxide thickness and transistor width) and the doping 
profiles as shown in Fig. 1.  
Different leakage current components in the devices vary 
differently with varying temperature. Subthreshold and 
BTBT leakage show a strong dependence of temperature, 
whereas gate leakage is relatively insensitive to temperature 
variations. Since digital VLSI circuits usually operate at 
elevated temperatures, estimation of the various leakage 
components and the total leakage in devices and circuits is 
necessary both at room and elevated temperatures.  
 
(a)                                      (b) 
Figure 1: Variation of different leakage components 
with (a) technology generation and oxide thickness; and 
(b) doping profile. “Doping-1” has a different halo 
profile than “Doping-2" 
In this paper we have developed a methodology for 
accurately estimating the total leakage of a logic circuit for 
different primary input vectors, based on the knowledge of, 
(a) the device geometry, (b) the exact 2-D doping profile of 
the device and (c) the operating temperature. Although, a 
number of previous work are reported on the estimation of 
leakage in logic circuits [3], [3], [4] but they have only 
considered the subthreshold leakage. However, as shown in 
Fig. 1, gate and BTBT leakage are also becoming extremely 
important and thus cannot be neglected for estimation of 
total leakage. We have developed a compact circuit level 
model of BTBT leakage in a MOSFET with halo [2] and 
retrograde doping [2]. To the best of our knowledge it is 
unprecedented. A simple and reasonably accurate model of 
the subthreshold current has been developed based on the 
exact 2-D doping profile. Here, for the first time, we have 
evaluated the direct impact of quantization of the electron 
energy in the substrate [2], on the leakage in logic circuits. 
We have used the gate leakage model presented in [5], [6]. 
Finally, the compact models of the leakage components have 
been used to model a transistor as a Sum of Current Sources 
(SCS) for accurate leakage estimation. A numerical solver 
has been developed to evaluate leakage in simple logic gates 
by solving the Kirchoff’s Current Law (KCL) at intermediate 
nodes, using SCS transistor model. A method for calculating 
the total leakage of a logic circuit by adding the individual 
leakage contribution of its constituent gates is also proposed. 
We have verified the leakage estimation technique on simple 
logic gates, such as INVERTER, NAND and NOR gate, and 
on complex logic circuits, such as, an adder and a multiplier. 
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2. LEAKAGE ESTIMATION STEPS:  3. MODELING LEAKAGE COMPONENTS 
In scaled devices leakage is strongly dependent on transistor 
geometry, doping profile (Fig. 1) and temperature. Hence, 
accurate estimation of total leakage of a logic circuit starts 
with the accurate description (device geometry, doping 
profile) of the transistor used to fabricate the circuit and the 
operating temperature. The steps followed to estimate the 
total leakage are shown in Fig. 2. The following sections 
elaborate each of the steps shown in the Fig. 2. First, the 
leakages for a device are modeled. Based on the model the 
leakage current of basic gates are calculated. The leakage of 
the basic gates are used to calculate the leakage of a logic 
circuit. The outputs of the estimation tool are the 
subthresholed, gate and BTBT leakage components along 
with the total leakage of the circuit. The following sections 
elaborate each of the steps shown in the Fig. 2. 
This section represents the general approach used to 
formulate the model for the BTBT, subthreshold and gate 
leakage, in a MOSFET. The formulation, developed for 
NMOS transistors, can be easily extended to PMOS 
transistors. Device structures with Gaussian-shaped channel 
(“super halo” channel doping) and source/drain (S/D) doping 
profiles have been considered while deriving these models. 
A schematic of the device structure (symmetric about the  
 























Figure 2: Leakage estimation steps. 
Input: 
Device geometry: Lgate, Tox, LSD. etc; Doping profile, 
Temperature 
Generation of models for individual leakage components 
IBTBT, ISUB, IGATE 
middle of the channel) is shown in Fig. 3 [7]. The 2-D 
Gaussian doping profile in the channel (Na(x,y)) and S/D 
(Nsd(x,y)) can be represented as [7],[8]: 
Generate Sum of Current Source model for a device 
Compute leakage of basic gates using SCS model  (numerical 
simultaneous equation solver in MATLAB) 
Compute Total Leakage of a logic circuit for an input vector by 
adding the leakage of the basic gates in the circuit 
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Estimated value of Subthreshold, BTBT, Gate Leakage and 
Overall Leakage for the circuit 
where, suffix a and sd represents channel and S/D region 
respectively. Ap and Asd represent the peak “halo” and S/D 
doping respectively. NSUB is the constant uniform doping in 
the bulk and is much less compared to contributions from 
Gaussian profiles at and near the channel and S/D regions. 
Parameters αa, αsd (=0), βa and βsd control the positions and  
 
Figure 3: Architecture of the device 
               
Figure 5: Physical picture of valence band electron 
tunneling in a reversed bias p-n junction. 
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σya , σxa  and σysd , σxsd control the variances of the Gaussian 
profiles in channel and S/D regions [7], [8]. Unless otherwise 
specified in this paper we have used NMOS (Nref) and PMOS 
(Pref) transistors with Leff=25nm, Weff=1µm and channel 
doping profile αa=0.018µm, σya=0.016µm βa=0.016µm, 
σxa=0.020µm and S/D profile from [8]. The Fig. 4 shows the 
nature of the doping profiles for the device Nref.  
3.1. Modeling Band-to-band leakage current 
(IBTBT): 
A high electric field across a reverse biased p-n junction 
causes significant current to flow through the junction due to 
tunneling of electrons from the valence band of the p-region 
to the conduction band of the n-region (causing the 
generation of hole in the p-region) as shown in Fig. 5 [2]. 
From Fig. 5, it is evident that for such tunneling to occur the 
total voltage drop across the junction (applied reverse bias 
(Vapp) + built-in voltage(ψbi)) must be more than the band-
gap. Since silicon is an indirect band gap semiconductor, the 
BTBT current in silicon involves the emission or absorption 
of phonon(s), [2]. The tunneling current density through a 

























where, m* is effective mass of electron, Σg is energy band-
gap, E is the electric field at the junction, q is electronic 
charge and ? is the reduced Plank’s constant.  
In a NMOSFET when the drain or the source is biased at a 
potential higher than that of the substrate, a significant BTBT 
current flows through the drain-substrate and the source-
substrate junctions. The total BTBT current in the MOSFET 
is the sum of the currents flowing through the drain-substrate 




bbeffBTBT dlyxJwdlyxJwI ∫∫ −− += ),(),( (3) 
where, weff is the effective width, Jb-b(x,y) is the current 
density at a point (x,y) at the junction. For a symmetric 
device the current expressions for the drain and the source 
junctions will be identical. Hence, we have considered only 
one junction for deriving the model. The integration in (3) 
has to be done along the junction line ‘l’ l’ (obtained by 
solving Na(x,y)=Nd(x,y)) (Fig. 6) within the tunneling region 
i.e for all values (x,y) for which (Vapp + ψbi(x,y)) > Eg /q. This 
integration cannot be done analytically. However, a very 
accurate estimate of the total current can be achieved 
analytically by using a “rectangular junction” approximation 
as shown in Fig. 6. Using this approximation the total current 










),(),(  (4) 
where, Xj is the position of the side junction and Yj is position 
of the bottom junction (Fig. (6). Here, we present the 
derivation of the current due to side junction. The current 
due to the bottom junction can be derived following a similar 
procedure.  
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 where, y1 to y2 is the tunneling region. However, due to the 
non-uniform doping in the substrate and the drain region, this 
integration can not be solved analytically. Hence, we 
approximate the integral using an average tunneling current 
density ( bsidebJ − ) which is determined by the average electric 





















2/112  (6) 
where, Eside is given by:  
 
Figure 7. “step junction” approximation. 
                         











E  (7) 
where, E(Xj,y) is the electric field at the junction of the 
differential diode of length dy. Using the depletion 
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where, εsi is the permittivity of silicon and xp is the edge of 
the depletion region at the p-side (i.e. in the substrate). The 
exact evaluation of the electric field needs a treatment 
similar to the one given in [10]. However, for a non-uniform 
2-D profile the expression become too complicated to be 
solved analytically. It can be observed from Fig. 7, that, for 
practical values of the doping profiles, the junction can be 
assumed as a step junction with doping at the p side 
(Naside(Xj,y)) and n side (Ndside(Xj,y))  given by:  
)()( 
)()()()(














With this assumption the electric field (E(Xj,y)) at the 
junction and the built-in potential (ψbi(Xj,y)) can be 

























kTyXψ  (11) 
where, k is the Boltzmann’s constant, T is the operating 
temperature in Kelvin and ni is the intrinsic carrier 
concentration. E(Xj,y) obtained from (11) can be used in (8) 
to determine Eside. However, the analytical evaluation of that 
integration is difficult. To simplify the derivation, keeping 
the essential information of the electric field, we defined the 









ψ  (12) 
This is the field at the junction of the p-n junction with p-side 
and n- side doping equal to asideN and 
dsideN respectively. asideN is given by: 
( )
.)(   and   )(
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The lateral junction depth Xj  and vertical junction depth Yj 












                          (a)                                                (b)  
Figure 8: Variation of BTBT current with substrate bias. 
(a) Comparison of analytical result with simulated data 
from MEDICI for N MOS transistor with Leff = 25nm 
and doping profile: αa=0.018µm, σay=0.016µm 
βa=0.016µm, σax=0.020µm.  (b)Variation of error 
For simplicity the whole side junction is assumed to be 
tunneling (i.e y1=0 and y2 = Yj). For bottom junction x1=Xj 
and x2 = xmax.  
Using expressions from (13)-(17), into (12) Eside (and 
similarly Ebottom) can be obtained. Eside (and Ebottom) can be 
used in (6) to obtain Jb-bside (similarly Jb-bbottom). If 
(Vapp+ψbiside) < Σg/q , then no tunneling occurs and Jb-bside is 
zero (similar argument holds for Jb-bbottom). Hence, the total 
BTBT current in the drain junction is given by: 
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For a 25nm transistor, the comparison of the analytical 
model given in (10) and the simulated data from MEDICI 
[11] shows close match for small reverse and forward 
substrate bias (Fig. 8). However, deviations are observed at 
high forward (i.e. low Vapp) and reverse (i.e. event higher 
Vapp) substrate bias. At high Vapp , the average electric field 
(calculated using average doping density) used in the model 
is considerably less than the peak field ( at the peak doping 
region). Since the tunneling is dominated by the peak field, 
the analytical current is less than the simulated one at high 
Vapp. In the low bias region, reduction of Vapp considerably 
reduces the tunneling volume. The model does not consider 
the reduction of the tunneling volume. Moreover, the derived 
field is based on the abrupt junction approximation which 
also predicts a higher field. Hence, the evaluated current is 
higher than the simulated current at low Vapp (i.e. high 
forward substrate bias). Also, at high gate voltage, (a) small 
increase in the potential near the substrate side of the side 
junction and (b) non-negligible voltage drop at the S/D series 
resistance caused by the high “on” current flowing through 
the transistor reduce the effective applied reverse bias across 
the junction. Hence, the BTBT current reduces by a small 
amount. Exact modeling of these effects requires calculation 
of the tunneling rate at each point, which makes formulation 
of a compact circuit model of the currents extremely difficult. 
To take care of these effects an empirical parameter (a0), and 
function (λ(Vapp)) and an empirical gate correction factor (δg) 
have been introduced in the model. With these corrections 
the current due to the drain junction (or source) is given by:  )( )GgVδ−1)  (20)
where a0 is the zero substrate bias multiplication factor 
defined as the ratio of the actual BTBT (measured/simulated) 
current and the analytical value at zero substrate bias and 
λ(Vapp)  is an empirical function (for drain-substrate junction 
Vapp=Vdb and for source-substrate junction Vapp=Vsb  ). From 
experiments it was found that a cubic function gives a good 
fit of the simulated result (Fig. 8). Hence, the fitting function 
can be written as . 
The coefficient can be calculated by measuring the actual 
BTBT and analytical currents at different V
01
2
2 cVcV appapp ++
app and using the 
relation: 
 
Figure 9: Variation of BTBT current with substrate 









−=λ  (21) 
Gate correction factor δg can be calculated from the actual 
BTBT value at low and high gate bias.  

















































The parameters, namely, Eside_i, Ebot_, can be evaluated 
following the procedure discussed above. Fig. 9 shows a 
comparison plot of the analytical result with the simulated 
results from MEDICI for devices with Leff=25nm (Vdd=0.7V) 
and 50nm (Vdd=0.9V) and different doping profiles. It shows 
that, for analytical result follows very closely the simulated 
result for substrate bias in the range of –Vdd/2 to +Vdd/2. 
However, deviation is observed at very high forward and 
reverse bias. 
3.2. Modeling subthreshold current (Ids): 
In the “off” state of a device (Vgs < Vth) the current flowing 
from the drain to the source of a transistor is known as the 
subthreshold current. This current is due to the diffusion of 
the minority carriers through the channel. The subthreshold 


































where, Ncheff is the effective channel doping, Φs is surface 
potential, n is subthreshold swing and vT is thermal voltage 
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given by kT/q. To obtain the effect of the 2-D Gaussian 
profile described in (1),(2) on the subthreshold current we 
developed a simplified model for both the subthreshold 
current and the threshold voltage following the procedure 
given in [12] and [13]. Using charge sharing model the 









VVV λγ 10  (24) 








v ln2  is zero 




Nqεγ 2= is body factor , Cox 




−Φ= 02εX  
is depletion layer thickness and λ is a fitting parameter ( ≈ 1). 
The surface potential (Φs) of short channel devices is 
reduced from its zero bias value due to short channel effects 
like DIBL and Vth roll-off. It is given by: 















Ehq , NC is effective conduction band density of 
states, mx is quantization effective mass of electron and md is 
density of states effective mass of electron. To match the 
simulated result, the theoretically calculated ∆VQM value is 
multiplied by an empirical factor (θ(Vbs)).  
                        (a)                                         (b) 
Figure 10: Variation of subthreshold leakage with 
substrate bias (Vbs) and drain bias (Vds) for NMOS 
transistor Nref (a) Without and (b) With quantum 
correction. 
sss ∆Φ−Φ=Φ 0 . 
































The effect of 2D Gaussian profile is used to calculate the 































where, η is another fitting parameter which is usually close 
to one [12]. The narrow width of the transistor also 
modulates the threshold voltage of the transistor. In case of 
local oxide isolation gate MOSFET this effect can be 
modeled as an increase in Vth by an amount ∆VNWE given by 
[9]: 
where, ∆SD=(Loverlap+Lsd)Yj is S/D area, Loverlap is the gate and 
the S/D overlap length and Lsd is the  S/D length as shown in 














































==∆  (26) 
In scaled devices, due to high electric field at the surface (Es) 
and high substrate doping, the quantization of inversion-layer 
electron energy modulates Vth.. Quantum-mechanical 
behavior of the electrons increases Vth , thereby reducing the 
subthreshold current, since more band bending is required to 
populate the lowest subband, which is at a energy higher 
than the bottom of the conduction band. When Es is higher 
than 106 V/cm, electrons occupy only the lowest subband. In 
that case, the quantization effect can be modeled as an 
increase in threshold voltage by an amount ∆VQM, given by 
[2]: 
∆ch=LeffXd is the area of the channel region which is under 
the influence of gate. To calculate the effective doping Xd is 
assumed to be αa since most of the depletion charge is 
confined in the region y = 0 to y = αa. The simplified model 
shows reasonable match with the simulated result from 
MEDICI under substrate and drain bias variation (Fig. 10) 
with and without quantum correction. Substantial reduction 























0 8ln31 π  (27) 
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3.3. Modeling Gate Direct Tunneling Current 
(Igate) 
Gate direct tunneling current is due to the tunneling of 
electrons (or holes) from the bulk silicon and source/drain 
(S/D) overlap region through the gate oxide potential barrier 
into the gate [2]. The direct tunneling current density is 
expressed as [2]: 



















24 2/3*φ= . 
(30) 
where JDT is direct tunneling current density, Vox is potential 
drop across oxide, φox is barrier height of tunneling electron, 
 is the effective mass of an electron in the conduction 
band of silicon. and T
*m
ox is the  oxide thickness. The tunneling 
current increases exponentially with decrease in the oxide 
thickness and increase in the potential drop across oxide. 
Major components of gate tunneling in a scaled MOSFET 
device are [5]: (1) Gate to S/D overlap region current (Edge 
Direct Tunneling (EDT)) components (Igso & Igdo),(2) Gate to 
channel current (Igc), part of which goes to source (Igcs) and 
rest goes to drain (I gcd), (3) Gate to substrate leakage current 
(Igb).  Accurate modeling of each of the components is based 
on the following equation [5],[6]: 






















= 12 ) (31) 
where, Toxref is the reference oxide thickness at which all 
parameters are extracted, ntox is a fitting parameter (default 
1) and Vaux is an auxiliary function that approximates the 
density of tunneling carriers and available states. We have 
used the current models from [5],[6] with the effective 
channel and S/D doping density obtained from (27) and (28). 
3.4: Effect of Temperature on Different 
Components of Leakage Current: 
The basic physical mechanisms governing the different 
leakage current components have different temperature 
dependence. Subthreshold current is governed by the carrier 
diffusion that increases with increase of temperature. Since 
tunneling probability of an electron through a potential 
barrier does not depend directly on temperature, gate and 
band-to-band tunneling is expected to be less sensitive to 
temperature variations. However, increase of temperature 
reduces the band-gap of silicon, which is the barrier height 
for tunneling in BTBT. Hence, BTBT is expected to increase 
with temperature. Thus different leakage components show 
different temperature dependence. The models of the leakage 
components introduced in the last three sub-sections can be 
effectively used to estimate the leakage components at 
different operating temperatures of the device.  
Subthreshold current increases exponentially with 
temperature due to (a) reduction in threshold voltage and (b) 
increase in thermal voltage (vT) (23). The gate tunneling 
current is almost insensitive to temperature since the electric 
field across the oxide does not strongly depend on 
temperature (30),(31). Band-to-band tunneling current 
increases with temperature due to narrowing of band-gap at 
higher temperature. The Band gap (ΣG(T)) at a temperature T 









+−Σ=Σ  (32) 
where, ΣG(0) limiting value of band gap at 0 K and equal to 
1.17 eV for Si. αT and βT are fitting parameters with values 
4.73x10-4 and 636 respectively for silicon [13]. Due to the 
band-gap narrowing, BTBT increases with temperature (22). 
Fig. 11 shows the variation of each leakage component with 
temperature in an NMOS transistor (Leff=25nm) using the 
models introduced in the last section. It is observed that, at 
room temp (T=300K) gate leakage and BTBT dominates 
over subthreshold current, while at elevated temperatures 
subthreshold leakage is the dominant component of overall 
leakage.  
 
Figure 11: Variation of leakage components with 
temperature. 
 
Figure 12: Sum of Current Source model of a 
transistor. 
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4.  MODELING OVERALL LEAKAGE 
The overall leakage in a device is the summation of the three 
major leakage components. We can model the overall 
leakage (Ioverall) as: 
gatesubBTBToverall IIII ++=  (33)
Hence, for leakage estimation we have modeled the device as 
a combination of voltage controlled current sources as shown 
in Fig. 12. Based on (22) the BTBT current is modeled as 
two current sources, one between drain and substrate (Ibtbt_d) 
controlled by Vdb and another between source and substrate 
(Ibtbt_s) controlled by Vsb. Each component of gate leakage 
described in 3.3 is modeled as a current source. Ids models 
the subthreshold current. The SCS model of the transistor 
can be effectively used to calculate the overall leakage in a 
circuit. This model can also be effectively used to describe 
the SPICE model of a transistor.  

















Figure 14: Comparison of simulator (MEDICI) and 
model current values for a 2-transitor stack for different 
input vectors: (a) gate, (b) subthreshold, (c) BTBT and 
(d) total leakage 
 
5. MODELING OF LEAKAGE IN LOGIC 
GATES  
The SCS model of the transistor can be effectively used to 
calculate the overall leakage in a circuit. Fig. 13 shows the 
circuit containing two series connected NMOS transistors 
and the equivalent SCS model. To calculate the overall 
leakage, we have to solve the KCL at the intermediate node 
INT. From Fig. 10 the node equation at INT is given by: 
A numerical equation solver (SCS solver) is written in 
MATLAB to solve the set of simultaneous equations in a 
circuit and to determine the overall leakage under a specific 
input condition. Fig. 14 shows the comparison of the 
evaluated result and simulated result in MEDICI for a stack 
of 2 NMOS transistors (Nref), at normal temperature (without 
quantum correction). The evaluated results match the 










In circuits involving more than one such node, we will have 
a set of simultaneous equation that needs to be solved. The 
overall leakage in the circuit can be defined as the sum of all 
currents collected at the ground node. Hence, the overall 
leakage in a CMOS circuit is given by (assuming Vbulk=0 for 
all NMOS and Vbulk=Vdd for al PMOS): 
SCS solver can be used to evaluate the leakage components 
of basic gates. Fig. 15 and 16 show the different leakage 
components of INVERTER, NAND and NOR gates 
(designed with Nref and Pref) at normal (T=300K) and high 
temperature (T=400K) (with and without the quantum 
 
Figure 15: Leakage of an INVERTER with input ‘0’ 
and ‘1’. (a) T=300K and no quantum correction, (b) 
T=300K and with quantum correction, (c) T=400K and 
no quantum correction, (d) T=400K and with quantum 
correction 
 
Figure. 13: Circuit configuration with SCS model for a 
2-transistor stack, (a) SCS model, (b) transistor-circuit 
diagram. 
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6. ESTIMATION OF TOTAL CIRCUIT 
LEAKAGE 
correction). It is observed that, the overall leakage increases 
considerably with the temperature. At normal temperatures 
gate leakage dominates the subthreshold leakage and BTBT 
leakage, whereas later two are high at higher temperatures. 
Also, application of the quantum correction reduces the 
subthreshold current considerably. The solver can easily be 
extended to handle other logic gates.  
 
Figure 16: Leakage of a 2-input NAND and NOR gate 
with different input. (a) T=300K and no quantum 
correction, (b) T=300K and with quantum correction, (c) 
T=400K and no quantum correction, (d) T=400K and 
with quantum correction. 
Evaluation of the leakage components of basic logic gates is 
used to estimate the total leakage in a gate level logic circuit. 
To evaluate the different leakage components in a logic 
circuit we have modified the leakage estimation tool 
described in [4]. Leakage of a logic circuit depends on the 
primary input vector. The primary input vector is propagated 
by simulating the circuit level by level. subthreshold (ITsub), 
the gate (ITgate) and the BTBT (ITbtbt) leakage and overall 
leakage (IToverall) through the circuit is defined as the sum of 
the leakage through each of the basic gates present in the 
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Figure. 17: Illustration of loading effect of an inverter.  
Figure 18: Percentage change in the (a) output voltage 
and (b) leakage components in an inverter due to 
loading. 
5.1. Stacking Effect  
Turning “off” more than one transistor in a stack of 
transistors forces the intermediate node (say INT in Fig. 10) 
voltage to go to a value higher than zero [1], [4]. This causes 
a negative Vgs, negative Vbs (more body effect) and reduced 
Vds (less DIBL) in the top transistor, thereby reducing the 
subthreshold current flowing through the stack considerably 
[1], [4]. This effect, known as the “stacking effect”, has been 
used to reduce the subthreshold leakage in logic circuits in 
stand-by mode [1], [4]. The estimation tool described here, 
effectively models stacking effect for subthreshold, gate and 
BTBT leakage. Fig. 14 shows that, the input ‘00’ (turning 
“off” both transistors) produces the minimum subthreshold 
and BTBT leakage (BTBT leakage in fact does not depend 
much on stacking (Fig.14)), however, ‘10’ produces the 
minimum gate leakage condition. Hence, the input condition 
that minimizes the total leakage depends on the relative 
magnitude of the different components. In devices where gate 
leakage is the dominant component the input ‘10’ minimizes 
the total leakage in a stack of two NMOS transistors as 
shown in Fig. 14.  
 16
6.1: Loading effect: 
The estimation method using (36) neglects the change of the 
leakage currents of a gate due to the loading by its fanout 
gates.  To understand how loading can modify the leakage of 
a gate let us consider Fig. 17, where output of an inverter is 
loaded by the two other inverters.  Also, consider the 
situation where, input of the inverter INV1 is ‘1’ and we 
would like to determine leakage of INV1. From, discussion 
in section 5 the leakage of INV1 can be found by solving 














The leakage value for this condition is given in Fig. 14. 
However, since the output is connected to the gate of 2 other 
inverters, the gate leakage from these gates will also add to 





igateddNddP III  (38) 
The net effect will be a change in the voltage at OUT1, 
which in turn will modify the leakage of INV1. To 
understand how the leakage of a gate varies with its loading, 
we studied the variation of the leakage of an inverter (say 
INV1) with loading. Fig. 18 shows the percentage change in 
the voltage at OUT1 and the leakage current of the inverter 
with the increase in the number of its fanouts. It is observed 
that, even for a fanout of 20 the leakage of the inverter 
remains almost constant. Hence, we can conclude that, the 
summation of the leakage of individual gates gives a 
reasonably accurate estimate of the total leakage of a circuit. 
However, for an exact value of the leakage one has to solve 
the full circuit using a transistor level circuit simulator. 
SPICE circuit simulator can be used to evaluate the leakage 
in a circuit, by representing the transistors using the 
described SCS model.  
6.2: Results 
The leakage estimation tool is used to estimate the total 
leakage in complex logic circuits, under different primary 
input vectors. Fig. 19 shows the different leakage 
components along with the total leakage of an 8-bit ripple 
carry adder and a 2-bit array multiplier circuit (designed 
using NAND, NOR and INVERTER) averaged over a large 
number of primary input vectors. The leakage is evaluated at 
both normal (T=300K) and high (T=400K) temperatures and 
with and without quantum correction. The result shows that 
on the average gate leakage is the dominant component of 
the total leakage.  However, at higher temperature the 
contributions of the subthreshold and BTBT is increased.  
7. SUMMARY and CONCLUSION 
In this paper we have developed a compact model for the 
total leakage in a transistor as the summation of 
subthreshold, BTBT and gate leakage. It has been shown that 
for leakage estimation the transistor can be modeled as a 
Sum of Current Sources, where, each current source 
describes a leakage mechanism. SCS model can be used to 
describe a transistor in SPICE circuit simulator. We have 
developed a CAD tool to estimate the total leakage in CMOS 
circuits based on the SCS model. The described method for 
leakage estimation is based on the knowledge of the 
transistor geometry, 2-D doping profile and operating 
temperature and can be effectively used to accurately 






Figure 19: Average leakage of an 8-bit adder and a 2-
bit array multiplier. (a) T=300K and no quantum 
correction, (b) T=300K and with quantum correction, 
(c) T=400K and no quantum correction, (d) T=400K 
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